



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
--------------------	-------------	-----------------------	---------------------

08/513,293 08/10/95 PULVIRENTI

F S1022/7318

B5M1/0812

KIM, EXAMINER

DAVID M DRISCOLL  
WOLF GREENFIELD & SACKS  
600 ATLANTIC AVENUE  
BOSTON MA 02210

ART UNIT PAPER NUMBER

2504

8

DATE MAILED:

08/12/96

This is a communication from the examiner in charge of your application.  
COMMISSIONER OF PATENTS AND TRADEMARKS

OFFICE ACTION SUMMARY

☒ Responsive to communication(s) filed on 5-16-96

☐ This action is FINAL.

☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 D.C. 11; 453 O.G. 213.

A shortened statutory period for response to this action is set to expire 3 month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

Disposition of Claims

☒ Claim(s) 1-11, 13-14, 16-22 and 24-25 is/are pending in the application.

Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

☐ Claim(s) \_\_\_\_\_ is/are allowed.

☒ Claim(s) 1-11, 13-14, 16-22 and 24-25 is/are rejected.

☐ Claim(s) \_\_\_\_\_ is/are objected to.

☐ Claims \_\_\_\_\_ are subject to restriction or election requirement.

Application Papers

☐ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.

☒ The drawing(s) filed on 5-16-96 8-10-95 is/are objected to by the Examiner.

☒ The proposed drawing correction, filed on 5-16-96 is ☒ approved ☐ disapproved.

☒ The specification is objected to by the Examiner.

☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

☐ All ☐ Some\* ☒ None of the CERTIFIED copies of the priority documents have been

☒ received.

☐ received in Application No. (Series Code/Serial Number) \_\_\_\_\_

☐ received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\*Certified copies not received: \_\_\_\_\_

☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Attachment(s)

☒ Notice of Reference Cited, PTO-892

☐ Information Disclosure Statement(s), PTO-1449, Paper No(s). \_\_\_\_\_

☐ Interview Summary, PTO-413

☐ Notice of Draftsperson's Patent Drawing Review, PTO-948

☐ Notice of Informal Patent Application, PTO-152

-- SEE OFFICE ACTION ON THE FOLLOWING PAGES --

**Part III DETAILED ACTION**

*Drawings*

1. The drawings are objected to because of the following informalities: the P channel transistors M1 and M3 in Fig. 2 are not properly drawn as to distinguish them from N channel transistors - it is suggested that empty dots be drawn at the gates of the PFETs; and the connections and the polarities of bulk diodes D1-D4 as shown on Figs. 3 and 5 are incorrect. Correction is required.

*Claim Rejections - 35 USC § 112*

2. Claims 1-25 are rejected under 35 U.S.C. § 112, first paragraph, in that the specification does not enable the claimed invention of claims 1-25. With respect to claims 1-25, the operation of the claimed voltage doubler/charge pump is not enabled by the specification and is not understood because of the following problems. Applicant states in pages 14-15 of the response filed 5-16-96 that the diodes D1-D4 in Figs. 3 and 5 are formed when "the body and source" of the transistors M1-M4 are "short-circuited together". However, the diodes as represented in the figures are diodes that are formed when the body and the drain of the transistors are "short-circuited together" instead. Furthermore, the diodes as represented in the Figs. 3 and 5 have wrong polarities because a current through a diode can only flow

from a P junction to an N junction. For example, the polarity of the diode D4 should be reversed because a current can only flow from the P body of M4 to M4's N type source. If the diodes D1-D4 are not parasitic diodes from the PN junctions of the transistors, as claimed in claims 3 and 21-22, then the operation of the charge pumps in Figs. 3 and 5 is still not enabled because the parasitic diodes of the transistors M1-M4 which has the opposite polarities to the diodes D1-D4 as described above will be connected in parallel to the diodes D1-D4 to effectively short out the diodes D1-D4 by being connected across them. Therefore, the operation of the claimed charge pump circuit in claims 1-25 is not enabled because of what appears to be incorrect diode connections as described above.

3. Claims 3-14, 21-22 and 25 are rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. With respect to claims 3 and 5, applicant admits in his response filed 5-16-96 that the "bulk diodes" refers to the parasitic diodes of the transistors M1-M4 in Figs. 3 and 5, according to pages 14-15, so that claiming a separate bridge comprising the four diodes M1-M4 and the separate transistors M1-M4 is indefinite because the transistors M1-M4 comprises the four diodes M1-M4; the term "bulk diodes" is deemed to refer to parasitic diodes of transistors because of the way

Serial Number: 08/513,293  
Art Unit: 2504

-4-

the term has been used in the specification and applicant's remarks in the response. In claims 6 and 13-14, the term "said second potential" lacks an antecedent basis. The output corresponding to "...potential less the value... plus the product of... voltage" is indefinite because the validity of the addition and subtraction to obtain the output is questioned without defining what the "said second potential" is. In claims 21-22, the terms "the output" and "the input" are indefinite about which elements that the input and output are terminals of. In claim 25, the phrase "as the output voltage" is indefinite about which element the output voltage is a voltage of.

*Claim Rejections - 35 USC § 102*

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --  
(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-11, 13-14, 16-19, 21 and 24 are rejected under 35 U.S.C. § 102(b) as being anticipated by Matsumura, as far as understood from the language of the claims. With respect to claims 6 and 13-14, Matsumura discloses in Fig. 4 a circuit comprising:

oscillator(44 in Fig. 3 and 17-22 in Fig. 4) powered by a continuous power voltage(ground voltage at the source of 20 in Fig. 4) having first and second outputs at nodes R1,S1 in Fig. 4; charging section 13-16 connected between the output terminal Vbb and the input terminal at the source of 15 which is connected to the continuous power voltage, wherein the charging section comprises the first charge transfer capacitor 11 on Fig. 4, the second charge transfer capacitor 12 and a bridge 13-16 of controlled switches having two intermediate terminals which are the gate terminals of 15-16 connected to the charge transfer capacitors 11-12. The inherent capacitance of the substrate would have worked as a charge accumulation capacitor, as called for in claims 6 and 13-14. With respect to claims 1,7-8,10,16-19 and 24, the switches 13-16 of the bridge form the two inverters((15,13) and (14,16)) to form a flip-flop connected to the charge transfer capacitors 11-12. For instance, when voltage at Q1 is low, the inverter 15,13 provides a high voltage(ground) at P1. With respect to claims 2 and 9, the MOS transistors 13-16 are connected in such a way as to create a one-way conduction path in which currents flow only in one direction from the ground supply to Vbb. With respect to claims 3-5 and 21, the parasitic diodes of transistors 13-16 forms the bridge comprising four diodes. With respect to claim 11, the power terminals at the source of 15-16 is connected to the continuous ground power voltage.

6. Claims 1-11,13-14,16-19,21 and 24 are rejected under 35 U.S.C. § 102(b) as anticipated by or, in the alternative, under 35 U.S.C. § 103 as obvious over Okada, as far as understood from the language of the claims. With respect to claims 6 and 13-14, Okada discloses in Fig. 2A a circuit comprising:

oscillator(21-27 in Fig. 5) powered by a continuous power voltage(ground voltage with 0 v in Fig. 3A) having first and second outputs at nodes Q1,Q2 in Fig. 2A;

charging section C1-C2,T1-T2,TD1-TD2 connected between the output terminal Vbb and the input terminal at the source of T1, wherein the charging section comprises the first charge transfer capacitor C1, the second charge transfer capacitor C2 and a bridge T1-T2,TD1-TD2 of controlled switches having two intermediate terminals which are the gate terminals of T1-T2 connected to the charge transfer capacitors C1-C2. The inherent capacitance of the substrate would have worked as a charge accumulation capacitor. The charging section has an input terminal at the sources of T1-T2 connected to Vss. The Vss being the same as the continuous power voltage(ground or 0v) is within the scope of Okada, as called for in claims 6 and 13-14. In the alternative, it would have been obvious to set the Vss to any value including 0v depending upon different environments in which the circuit of Okada is used. With respect to claims 1,7-8,10,16-19 and 24, the switches T1-T2,TD1-TD2 of the bridge form two inverters((T1,TD1) and (T2,TD2)) to form a flip-flop

connected to the charge transfer capacitors C1-C2. For instance, when voltage at P1 is low, the inverter T2,TD2 provides a high voltage(Vss) at P2. With respect to claims 2 and 9, the MOS transistors T1-T2,TD1-TD2 are connected in such a way as to create a one-way conduction path in which currents flow only in the direction from the Vss to Vbb. With respect to claims 3-5 and 21 the parasitic diodes of transistors T1-T2,TD1-TD2 forms the bridge comprising four diodes. With respect to claim 11, the power terminals at the source of T1-T2 is connected to the continuous ground power voltage.

*Claim Rejections - 35 USC § 103*

7. The following is a quotation of 35 U.S.C. § 103 which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

8. Claims 20,22 and 25 are rejected under 35 U.S.C. § 103 as being unpatentable over Matsumura, as far as understood from the

languages of the claims. With respect to claim 20,22 and 25, it is notoriously well known in the art that a multiple stages of charge pumps can be used in series in order to obtain different output magnitudes. For example, Asaro teaches in the unit 3 of Fig. 3 that the number of charge pump stages, each stage being formed of a transistor and a diode, can be varied in order to vary the magnitude of the output of the charge pump. Therefore, it would have been obvious to a person of ordinary skills in the art at the time of invention to use a multiple stages of charge pump of Matsumura for the well known purpose of varying the magnitude of the charge pumped output, as called for in claims 20,22,25.

9. Claims 20,22 and 25 are rejected under 35 U.S.C. § 103 as being unpatentable over Okada, as far as understood from the languages of the claims. With respect to claim 20,22 and 25, it is notoriously well known in the art that a multiple stages of charge pumps can be used in series in order to obtain different output magnitudes. For example, Asaro teaches in the unit 3 of Fig. 3 that the number of charge pump stages, each stage being formed of a transistor and a diode, can be varied in order to vary the magnitude of the output of the charge pump. Therefore, it would have been obvious to a person of ordinary skills in the art at the time of invention to use a multiple stages of charge pump of Okada for the well known purpose of varying the magnitude of the charge pumped output, as called for in claims 20,22,25.



Serial Number: 08/513,293  
Art Unit: 2504

-9-

Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Jung Kim whose telephone number is (703) 305-7242. The Art Unit 2504's FAX number is (703)308-7722.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 308-0956.

JK

July 23, 1996



TIMOTHY F. CALLAHAN  
SUPERVISORY PATENT EXAMINER  
GROUP 2500